

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10550326
Filing Date	2005-09-23
First Named Inventor	Roger D. Chamberlain
Art Unit	2131
Examiner Name	
Attorney Docket Number	53047-57365

U.S.PATENTS						Remove
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear
	1	3601808		1971-08-24	VLack	
	2	3611314	A	1971-10-05	Pritchard, Jr. et al.	
	3	3729712	A	1973-04-24	Glassman	
	4	3824375	A	1974-07-16	Gross et al.	
	5	3848235	A	1974-11-12	Lewis et al.	
	6	3906455	A	1975-09-16	Houston et al.	
	7	4081607	A	1978-03-28	Vitols et al.	
	8	4298898	A	1981-11-03	Cardot	

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10550326
Filing Date	2005-09-23
First Named Inventor	Roger D. Chamberlain
Art Unit	2131
Examiner Name	
Attorney Docket Number	53047-57365

9	4314356	A	1982-02-02	Scarborough	
10	4385393	A	1983-05-24	Chauré et al.	
11	4464718	A	1984-08-07	Dixon et al.	
12	4550436	A	1985-10-29	Freeman et al.	
13	4823306	A	1989-04-18	Barbic et al.	

If you wish to add additional U.S. Patent citation information please click the Add button.

U.S.PATENT APPLICATION PUBLICATIONS

Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publication Date	Name of Patentee or Applicant of cited Document	Pages, Columns, Lines where Relevant Passages or Relevant Figures Appear
	1	20020082967	A1	2002-06-27	Kaminsky et al.	
	2	20030055658	A1	2003-03-20	RuDusky	
	3	20030055770	A1	2003-03-20	RuDusky	
	4	20030055771	A1	2003-03-20	RuDusky	

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10550326
Filing Date	2005-09-23
First Named Inventor	Roger D. Chamberlain
Art Unit	2131
Examiner Name	
Attorney Docket Number	53047-57365

5	20030093347	A1	2003-05-15	Gray	
6	20030126065	A1	2003-07-03	Eng et al.	
7	20040034587	A1	2004-02-19	Amberson et al.	
8	20040177340		2004-09-09	Hsu et al.	
9	20040186804	A1	2004-09-23	Chakraborty et al.	
10	20040186814	A1	2004-09-23	Chalermkraivuth et al.	
11	20040199448	A1	2004-10-07	Chalermkraivuth et al.	
12	20050033672	A1	2005-02-10	Lasry et al.	
13	20050091142	A1	2005-04-28	Renton et al.	
14	20050131790	A1	2005-06-16	Benzschawel et al.	
15	20050187844	A1	2005-08-25	Chalermkraivuth et al.	

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10550326
Filing Date	2005-09-23
First Named Inventor	Roger D. Chamberlain
Art Unit	2131
Examiner Name	
Attorney Docket Number	53047-57365

16	20050187845	A1	2005-08-25	Eklund et al.	
17	20050187846	A1	2005-08-25	Subbu et al.	
18	20050187847	A1	2005-08-25	Bonissone et al.	
19	20050187848	A1	2005-08-25	Bonissone et al.	
20	20050187849	A1	2005-08-25	Bollapragada et al.	
21	20050197938	A1	2005-09-08	Davie et al.	
22	20050197939	A1	2005-09-08	Davie et al.	
23	20050197948	A1	2005-09-08	Davie et al.	
24	20050216384	A1	2005-09-29	Partlow et al.	
25	20050267836	A1	2005-12-01	Crosthwaite et al.	
26	20050283423	A1	2005-12-22	Moser et al.	

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10550326
Filing Date	2005-09-23
First Named Inventor	Roger D. Chamberlain
Art Unit	2131
Examiner Name	
Attorney Docket Number	53047-57365

27	20060020536	A1	2006-01-26	Renton et al.	
28	20060031154	A1	2006-02-09	Noviello et al.	
29	20060031156	A1	2006-02-09	Noviello et al.	
30	20060059064	A1	2006-03-16	Glinberg et al.	
31	20060059065	A1	2006-03-16	Glinberg et al.	
32	20060059066	A1	2006-03-16	Glinberg et al.	
33	20060059067	A1	2006-03-16	Glinberg et al.	
34	20060059068	A1	2006-03-16	Glinberg et al.	
35	20060059069	A1	2006-03-16	Glinberg et al.	
36	20060059083	A1	2006-03-16	Friesen et al.	
37	20060143099	A1	2006-06-29	Partlow et al.	

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10550326
Filing Date	2005-09-23
First Named Inventor	Roger D. Chamberlain
Art Unit	2131
Examiner Name	
Attorney Docket Number	53047-57365

If you wish to add additional U.S. Published Application citation information please click the Add button.		<input type="button" value="Add"/>
FOREIGN PATENT DOCUMENTS		<input type="button" value="Remove"/>

Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ² <i>i</i>	Kind Code ⁴	Publication Date	Name of Patentee or Applicant of cited Document	Pages, Columns, Lines where Relevant Passages or Relevant Figures Appear	T5
	1	0851358	EP	A	1998-07-01	Sun Microsystems Inc		<input type="checkbox"/>
	2	0880088	EP		1998-11-25	Mitsubishi Corporation		<input type="checkbox"/>
	3	0887723	EP		1998-12-30	International Business Machines Corporation		<input type="checkbox"/>
	4	0911738	EP	A	1999-04-28	Calluna Technology Ltd		<input type="checkbox"/>
	5	0122425	WO	A	2001-03-29	Seagate Technology LLC		<input type="checkbox"/>
	6	05017708	WO		2005-02-24	Washington University		<input type="checkbox"/>

If you wish to add additional Foreign Patent Document citation information please click the Add button		<input type="button" value="Add"/>
NON-PATENT LITERATURE DOCUMENTS		<input type="button" value="Remove"/>

Examiner Initials*	Cite No	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.	T5
	1	"Lucent Technologies Delivers "Payload Plus" Network Processors for Programmable, Multi-Protocol, OC-48c Processing", Lucent Technologies Press Release, downloaded from http://www.lucent.com/press/1000/0010320.meb.html on March 21, 2002	<input type="checkbox"/>

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10550326
Filing Date	2005-09-23
First Named Inventor	Roger D. Chamberlain
Art Unit	2131
Examiner Name	
Attorney Docket Number	53047-57365

2	"Overview, Field Programmable Port Extender", January 2002 Gigabit Workshop Tutorial, Washington University, St. Louis, MO, January 3-4, 2002	<input type="checkbox"/>
3	"Payload PlusTM Agere System Interface", Agere Systems Product Brief, June 2001, downloaded from Internet, January 2002	<input type="checkbox"/>
4	"The Field-Programmable Port Extender (FPX)", downloaded from http://www.arl.wustl.edu/arl/ in March 2002	<input type="checkbox"/>
5	ANONYMOUS; "Method for Allocating Computer Disk Space to a File of Known Size", IBM Technical Disclosure Bulletin, Vol. 27, No. 10B, March 1, 1985, New York	<input type="checkbox"/>
6	ARNOLD et al.; "The Splash 2 Processor and Applications", Proceedings 1993 IEEE International Conference on Computer Design: VLSI In Computers and Processors (ICCD '93); October 3, 1993; pp 482-485; IEEE Computer Society; Cambridge, MA USA	<input type="checkbox"/>
7	BAER, JEAN-LOUP; "Computer Systems Architecture"; 1980; pp. 262-265; Computer Science Press; Potomac, Maryland	<input type="checkbox"/>
8	BAEZA-YATES and NAVARRO, "New and Faster Filters for Multiple Approximate String Matching", Random Structures and Algorithms (RSA) Vol. 20, No. 1, January 2002, pp. 23-49.	<input type="checkbox"/>
9	BERK, Elliott, "JLex: A lexical analyzer generator for JavaTM", downloaded from http://www.cs.princeton.edu/~appel/modern/java/JLex/ in January 2002 pp. 1-18	<input type="checkbox"/>
10	BRAUN et al., "Layered Protocol Wrappers for Internet Packet Processing in Reconfigurable Hardware", Proceedings of Hot Interconnects 9 (HotI-9) Stanford, CA, August 22-24, 2001, pp. 93-98	<input type="checkbox"/>
11	CHOI et al., "Design of a Flexible Open Platform for High Performance Active Networks", Allerton Conference, Champaign, IL, 1999	<input type="checkbox"/>
12	CLOUTIER et al.; "VIP: An FPGA-Based Processor for Image Processing and Neural Networks", Proceedings of Fifth International Conference on Microelectronics for Neural Networks; February 12, 1996; pp. 330-336; Los Alamitos, California	<input type="checkbox"/>

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10550326
Filing Date	2005-09-23
First Named Inventor	Roger D. Chamberlain
Art Unit	2131
Examiner Name	
Attorney Docket Number	53047-57365

	13	COMPTON et al.; "Configurable Computing: A Survey of Systems and Software"; Technical Report, Northwestern University, Dept. of ECE, 1999	<input type="checkbox"/>
	14	CONG et al., An Optional Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs, IEEE, 1992, 48-53.	<input type="checkbox"/>
	15	EBELING et al. "RaPiD - Reconfigurable Pipelined Datapath", University of Washington, Dept. of Computer Science and Engineering, September 23, 1996; Seattle, WA	<input type="checkbox"/>
	16	FRANKLIN et al., "Assisting Network Intrusion Detection with Reconfigurable Hardware", Symposium on Field-Programmable Custom Computing Machines (FCCM 2002), April 2002, Napa, California	<input type="checkbox"/>
	17	FU et al., "The FPX KCPSM Module: An Embedded, Reconfigurable Active Processing Module for the Field Programmable Port Extender (FPX)", Washington University, Department of Computer Science, Technical Report WUCS-01-14, July, 2001	<input type="checkbox"/>
	18	GAVRILA et al., "Multi-feature Hierarchical Template Matching Using Distance Transforms", IEEE, Aug. 16-20, 1998, Vol. 1, pp. 439-444.	<input type="checkbox"/>
	19	GUNTHER et al., "Assessing Document Relevance with Run-Time Reconfigurable Machines", FPGAs for Custom Computing Machines, 1996, Proceedings, IEEE Symposium on Napa Valley, CA, April 17, 1996	<input type="checkbox"/>
	20	HAUCK et al., "Software Technologies for Reconfigurable Systems", Northwestern University, Dept. of ECE, Technical Report, 1996	<input type="checkbox"/>
	21	HAYES, "Computer Architecture and Organization", Second Edition, 1988, pp. 448-459, McGraw-Hill, Inc.	<input type="checkbox"/>
	22	HEZEL et al., "FPGA-Based Template Matching Using Distance Transforms", Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, April 22, 2002, pp. 89-97; IEEE Computer Society, USA	<input type="checkbox"/>
	23	HOLLAAR, "Hardware Systems for Text Information Retrieval", Proceedings of the Sixth Annual International ACM Sigir Conference on Research and Development in Information Retrieval, June 6-8, 1983, pp. 3-9; Baltimore, Maryland, USA	<input type="checkbox"/>

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10550326
Filing Date	2005-09-23
First Named Inventor	Roger D. Chamberlain
Art Unit	2131
Examiner Name	
Attorney Docket Number	53047-57365

24	International Search Report for PCT/US2001/011255; July 10, 2003	<input type="checkbox"/>
25	International Search Report for PCT/US2003/015638; May 6, 2004	<input type="checkbox"/>
26	International Search Report for PCT/US2004/016398; April 12, 2005	<input type="checkbox"/>
27	KEUTZER et al., "A Survey of Programmable Platforms - Network Proc", University of California-Berkeley	<input type="checkbox"/>
28	KULIG et al., "System and Method for Controlling Transmission of Data Packets Over an Information Network", pending U.S. Patent Application	<input type="checkbox"/>
29	LOCKWOOD et al., "Field Programmable Port Extender (FPX) for Distributed Routing and Queuing", ACM International Symposium on Field Programmable Gate Arrays (FPGA 2000), Monterey, CA, February 2000, pp. 137-144	<input type="checkbox"/>
30	LOCKWOOD et al., "Hello, World: A Simple Application for the Field Programmable Port Extender (FPX)", Washington University, Department of Computer Science, Technical Report WUCS-00-12, July 11, 2000	<input type="checkbox"/>
31	LOCKWOOD et al., "Parallel FPGA Programming over Backplane Chassis", Washington University, Department of Computer Science, Technical Report WUCS-00-11, June 12, 2000	<input type="checkbox"/>
32	LOCKWOOD et al., "Reprogrammable Network Packet Processing on the Field Programmable Port Extender (FPX)", ACM International Symposium on Field Programmable Gate Arrays (FPGA 2001), Monterey, CA, February 2001, pp. 87-93	<input type="checkbox"/>
33	LOCKWOOD, J., "An Open Platform for Development of Network Processing Modules in Reprogrammable Hardware", IEC DesignCon 2001, Santa Clara, CA, January 2001, Paper WB-19	<input type="checkbox"/>
34	LOCKWOOD, J., "Building Networks with Reprogrammable Hardware", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, Washington University, St. Louis, MO, January 3-4, 2002	<input type="checkbox"/>

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10550326
Filing Date	2005-09-23
First Named Inventor	Roger D. Chamberlain
Art Unit	2131
Examiner Name	
Attorney Docket Number	53047-57365

35	LOCKWOOD, J., "Evolvable Internet Hardware Platforms", NASA/DoD Workshop on Evolvable Hardware (EHW'01), Long Beach, CA, July 12-14, 2001, pp. 271-279	<input type="checkbox"/>
36	LOCKWOOD, J., "Hardware Laboratory Configuration", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, Washington University, St. Louis, MO, January 3-4, 2002	<input type="checkbox"/>
37	LOCKWOOD, J., "Introduction", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, Washington University, St. Louis, MO, January 3-4, 2002	<input type="checkbox"/>
38	LOCKWOOD, J., "Platform and Methodology for Teaching Design of Hardware Modules in Internet Routers and Firewalls", IEEE Computer Society International Conference on Microelectronic Systems Education (MSE'2001), Las Vegas, NV, June 17-18, 2001, pp. 56-57	<input type="checkbox"/>
39	LOCKWOOD, J., "Protocol Processing on the FPX", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, Washington University, St. Louis, MO, January 3-4, 2002	<input type="checkbox"/>
40	LOCKWOOD, J., "Simulation and Synthesis", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, Washington University, St. Louis, MO, January 3-4, 2002	<input type="checkbox"/>
41	LOCKWOOD, J., "Simulation of the Hello World Application for the Field-Programmable Port Extender (FPX)", Washington University, Applied Research Lab, Spring 2001 Gigabits Kits Workshop	<input type="checkbox"/>
42	MOSANYA et al.; "A FPGA-Based Hardware Implementation of Generalized Profile Search Using Online Arithmetic"; ACM/Sigda International Symposium on Field Programmable Gate Arrays (FPGA '99); February 21-23, 1999; pp 101-111; Monterey, CA, USA	<input type="checkbox"/>
43	MOSCOLA et al., "FPGrep and FPSSed: Regular Expression Search and Substitution for Packet Streaming in Field Programmable Hardware", unpublished, pp. 1-19.	<input type="checkbox"/>
44	NAVARRO, "A Guided Tour to Approximate String Matching", ACM Computing Surveys, Vol. 33, No. 1, March 2001, pp. 31-88.	<input type="checkbox"/>
45	NUNEZ et al.; "The X-MatchLITE FPGA-Based Data Compressor", Euromicro Conference 1999, Proceedings, Italy, Sept. 8-10, 1999, Los Alamitos, CA	<input type="checkbox"/>

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Not for submission under 37 CFR 1.99)

Application Number	10550326
Filing Date	2005-09-23
First Named Inventor	Roger D. Chamberlain
Art Unit	2131
Examiner Name	
Attorney Docket Number	53047-57365

46	Partial International Search Report for PCT/US 03/15638 dated Feb. 3, 2004	<input type="checkbox"/>
47	PRAMANIK et al.; "A Hardware Pattern Matching Algorithm on a Dataflow"; Computer Journal; July 1, 1985; pp. 264-269; Vol. 28, No. 3; Oxford University Press, Surrey, Great Britain	<input type="checkbox"/>
48	RAMAKRISHNA et al., "A Performance Study of Hashing Functions for Hardware Applications", Journal of Computing and Information, Vol. 1, No. 1, May 1994, pp. 1621-1636.	<input type="checkbox"/>
49	RATHA et al.; "Convolution on Splash 2"; Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines; April 19, 1995; pp. 204-213; Los Alamitos, California	<input type="checkbox"/>
50	SCHMIT; "Incremental Reconfiguration for Pipelined Applications"; Dept. of ECE, Carnegie Mellon University 1997, Pittsburgh, PA	<input type="checkbox"/>

If you wish to add additional non-patent literature document citation information please click the Add button

EXAMINER SIGNATURE

Examiner Signature	Date Considered
--------------------	-----------------

***EXAMINER:** Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ See Kind Codes of USPTO Patent Documents at www.USPTO.GOV or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). ³ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁴ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here if English language translation is attached.